I. INTRODUCTION
As the minimum feature size of silicon based Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) reaches the limits of dimensional scaling, there is a concerted research effort directed towards the use of alternative high mobility channel materials (e.g., Ge and III-V materials) and high dielectric constant (high-k) gate oxides in future MOSFETs. [1] [2] [3] [4] [5] [6] The motivation for using high mobility channel materials and high-k gate oxides is for lower leakage, lower power consumption, and higher speed of operation for minimum channel lengths below 22 nm. However, there are a range of challenges associated with the integration of high mobility compound semiconductor channels into a MOSFET process, which include the integration of the high mobility materials onto a large area silicon platform, forming high-k gate oxide layers on the III-V substrate, and finding a suitable p channel device when using III-V materials for both the p and n channel MOSFET. Due to the combination of a high electron mobility ($14 000 cm 2 /V s at low doping levels), suitable energy gap ($0.75 eV) and the fact that it can be grown lattice matched in InP, there has been a considerable focus of research attention on InGaAs with a 53% In concentration (i.e., In 0.53 Ga 0.47 As). The electrically active interface defects between the high-k gate oxide and the In 0.53 Ga 0.47 As surface, [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] and fixed charges within the high-k oxide, [15] [16] [17] have been studied in some detail in the literature. Charge trapping states can also be located in the transition region between the high-k oxide and In 0.53 Ga 0.47 As surface and are often referred to a "slow states" or "border traps". These trapping sites have been examined based on the dispersion they cause in the capacitance with ac signal frequency for In 0.53 Ga 0.47 As MOS structures biased in accumulation. [18] [19] [20] [21] However, this dispersion can also include fast interface states aligned with energy levels in the In 0.53 Ga 0.47 As conduction band. 9, 10, 22 In addition to causing frequency dispersion in the measured capacitance, charge trapping sites located in the oxide can be manifest as hysteresis in the C-V response. The issue of C-V hysteresis in the In 0.53 Ga 0.47 As MOS system has received only a limited amount of research attention to date. 23, 24 The issue of C-V hysteresis is important from a technological perspective as it represents a physical process that results in device instability, and in addition, the level of charge trapping can be comparable to, or greater than, the effect of interface states for the In 0.53 Ga 0.47 As MOS system. 23 From a scientific perspective, the study of C-V hysteresis is of interest as it presents a method to analyse and quantify the density of charge trapping states in high-k oxides on III-V surfaces.
The principal aim of this work is to investigate C-V hysteresis in the high-k/In 0.53 Ga 0.47 As MOS system for different metal gate electrodes and varying experimental bias conditions in order to quantify the level of electron and hole trapping, and to gain a more complete understanding of the primary location of the charge trapping sites. The experimental results also provide insight into the approach that is required to reduce the density of charge trapping sites C using the same aluminium precursor and H 2 O. In this work, we examined samples with several metal gates representing low and high work functions, which included Al, Pt, Pd, and Ni/Au. Gate contacts were formed by electron beam evaporation and a lift-off process. Pt (115 nm) and Al (115 nm) were used as the two metal gates for HfO 2 (5 nm) samples, Al (160 nm) and Ni(70 nm)/Au(90 nm) were the two gates for Al 2 O 3 (8 nm) samples, and Pd (160 nm) was the metal gate for the Al 2 O 3 thickness series(5-20 nm). The full sample details are provided in Table I .
The C-V hysteresis measurements were recorded using a Cascade Microtech probe station (model Submmit 12971B) and an Agilent CV-enabled B1500A semiconductor device analyser. All the C-V hysteresis measurements were carried out at a high frequency of 1MHz and at room temperature (295 K) in order to minimise the contribution of highk/In 0.53 Ga 0.47 As interface states to the overall capacitance. Under these conditions, the primary effect of the interface states is to stretch out the measured high frequency C-V along the gate voltage axis. 26, 27 All the reported C-V hysteresis responses were measured starting from inversion and sweeping towards the accumulation region, and subsequently sweeping back towards inversion. There was no hold time in accumulation. The terms "inversion" and "accumulation" used here are for simplicity of expression to represent the nominal regions of the C-V characteristic. To confirm surface inversion would require more analysis, but this is beyond the scope and intention of this work. The MOS capacitors under investigation were all driven beyond the flatband condition and towards accumulation region which allows charge to be accumulated at the In 0.53 Ga 0.47 As surface. The C-V hysteresis (i.e., the gate voltage difference between the double-directional sweeps) is estimated at either the flat-band capacitance (C fb ) or half the maximum capacitance in accumulation (C max /2). The level of charge trapping is quantified using the following equation:
where Q trapped is the population of trapped charge in cm
À2
, DV is the C-V hysteresis in V, C ox is the oxide capacitance in F/cm 2 (proportional to the oxide k-value and inversely proportional to the oxide thickness), and q is the elementary charge in C. The value of Q trapped in Eq. (1) represents the equivalent charge density at the oxide/In 0.53 Ga 0.47 As interface. Multiple sites with different capacitor areas were examined to ensure the C-V hysteresis results are representative of the sample behaviour. The effect of different oxide electric fields due to small variations in oxide thickness has been neglected. The C ox values are based on oxide thickness values obtained from high-resolution cross-sectional transmission electron microscopy (HR-TEM), taking into account any interfacial oxide layers formed in the MOS structure. The following dielectric constant values were adopted, HfO 2 (21), 28 Al 2 O 3 (8.6), 23 and the native oxide of In 0.53 Ga 0.47 As (9).
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III. RESULTS AND DISCUSSIONS
Twenty C-V hysteresis sweeps for n-type and p-type sweep, which is shown in black stars in Figure 1 , corresponds to an electron trapping level of 4.7 Â 10 12 cm À2 for the n-type sample, and a hole trapping level of 1.6 Â 10 13 cm
À2
for the p-type sample, assuming all the charge trapping is taking place at the HfO 2 /In 0.53 Ga 0.47 As interface. The validity of this assumption will be explored later in the paper. The density calculations are based on an oxide capacitance value C ox ¼ 2.5 Â 10 À6 F/cm 2 taking into consideration the HfO 2 /In 0.53 Ga 0.47 As interface oxide thickness observed in the TEM micrographs which will be presented and discussed later. Both the electron and hole trapping levels are comparable to the estimated interface state density (D it ) using the approach described in Ref. 15 , highlighting the importance of electron and hole trapping in the high-k/In 0.53 Ga 0.47 As MOS system. Considering first the n-type In 0.53 Ga 0.47 As sample in Figure 1(a) , the repeated C-V hysteresis sweeps are almost overlapping the 1st C-V hysteresis in the upward sweep direction, where the MOS capacitor is measured from inversion to accumulation, indicating that the majority of charge trapping is a reversible process (or a temporary trapping behaviour). In the p-type In 0.53 Ga 0.47 As sample (Figure 1(b) ), there is a significant shift in V fb between the 1st and 2nd C-V hysteresis sweeps, but subsequent sweeps show the same behaviour as the n-type sample, where the majority of the charge trapping is a reversible process. There is only a small non-reversible component referred to here as permanent charge trapping, which is manifested as a progressive shift in V fb in the inversion to accumulation sweeps of the C-V responses, which is a positive V fb shift for the n-type sample and a negative V fb shift for the p-type sample. From Figure 1 , it is clear that the progressive V fb shift is more significant in the p-type sample, implying a larger portion of permanently trapped charges in the p-type sample compared to that in the n-type sample. Figure 2 illustrates the effect of the maximum bias in accumulation on the level of C-V hysteresis. For these measurements, the same starting DC bias point in inversion is used, with an increasing maximum DC bias point in accumulation (V max From Figure 2 , which has a range of maximum bias values in accumulation, it is possible to compare the level of charge trapping in the n-and p-type In 0.53 Ga 0.47 As samples at the same maximum electric field across the oxide (i.e., the same jV max -V fb j). It is important to have the same jV max -V fb j for the two samples so that same amount of majority carriers are accumulated at the In 0.53 Ga 0. 47 47 As. There are a range of possible factors which can contribute to the higher level of temporary charge trapping (i.e., C-V hysteresis) and permanent charge trapping in the p-In 0.53 Ga 0.47 As MOS structures, which are illustrated schematically by the energy band diagrams shown in Figures  3(a) and 3(b) for the n-type and p-type samples, respectively. The possible reasons for a higher level of charge trapping in the p-type sample compared to the n-type sample are: (i) a higher density of border traps with energy levels aligned with the In 0.53 Ga 0.47 As valance band edge than that aligned with the conduction band edge, (ii) the barrier height DE v for the trapped holes to be removed from the border traps is larger than the barrier height DE c for the trapped electrons. 33 The study of the C-V hysteresis also included an examination of the impact of the metal gate based on low (i.e., aluminium) and high (i.e., platinum) work function metals, as detailed in Table I . Figure 4 shows the C-V hysteresis for the Pt/HfO 2 (5 nm)/n-In 0.53 Ga 0.47 As and Al/HfO 2 (5 nm)/n-In 0.53 Ga 0.47 As MOS capacitors. The Al gate sample is driven into strong accumulation as the measured capacitance is plateauing at 1.5 V, and the value of jV max -V fb j is higher for the Al gate samples than the Pt gate sample. Under this condition, the C-V responses exhibit three features of importance. First, the maximum capacitance in accumulation for the Al gate sample is almost half of that obtained for the Pt gate sample. Second, the level of charge trapping determined from the C-V hysteresis at the flat-band capacitance for the Al gate sample, of $6.8 Â 10 11 cm
, is significantly lower when compared to $4.7 Â 10 12 cm À2 for the Pt gate sample. In addition, the reduced charge trapping for the Al gate sample occurs even with a higher value of jV max -V fb j. Finally, the samples exhibit a low level of frequency dispersion (<3.5%/decade) in the region corresponding to nominal accumulation (V g > 1.0 V) (not shown). In addition, the capacitance in this bias region does not significantly change when reducing the temperature to À50 C (not shown). These results suggest the samples exhibit genuine surface accumulation.
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Further insight into the differences between the Al and Pt gate HfO 2 (5 nm)/n-In 0.53 Ga 0.47 As MOS C-V responses can be obtained from the microstructure of the samples as indicated by TEM images for both samples, as shown in Figures 5(a)-5(d) . The Pt gate sample exhibits an interface oxide of $1 nm between HfO 2 and the In 0.53 Ga 0.47 As. Previous analysis has indicated that this layer is the native oxide of In 0.53 Ga 0.47 As and predominantly comprised of a Ga oxide. 12 In Figure 4 , the maximum capacitance of the Pt gate sample at þ1. 5 33 The energy levels shown in red are the border trap energy levels which are aligned with the conduction band edge (E c ) for the n-type sample and aligned with the valance band edge (E v ) for the p-type sample. Al gate sample, as observed in Figure 4 . It is noted that a similar Al/HfO 2 interface layer was also observed in Al/HfO 2 /Ge MOS structures, as reported in Ref. 34 . Second, the presence of the Al gate "scavenges" the In 0.53 Ga 0.47 As interfacial oxide layer and the HfO 2 /In 0.53 Ga 0.47 As interface oxide is almost gone in the region under the Al gate. This scavenging effect is similar to the effect reported for HfO 2 on silicon MOS structures with a Ti gate, 35 but it is noted that for the samples presented in this work ( Figure 5(c) ) the scavenging on the interface oxide layer has occurred during a room temperature Al deposition without any subsequent thermal annealing. The removal of the native oxide interface layer also has a marked effect on the level of charge trapping, which is estimated from C-V hysteresis at the flat-band capacitance, and is approximately an order of magnitude lower for the Al gate sample than the Pt gate sample even though the Al gate sample is driven further into accumulation. This observation provides strong evidence that the charge trapping responsible for the observed C-V hysteresis is taking place predominantly at the interfacial transition layer between the high-k oxide and In 0.53 Ga 0.47 As, which can contain native oxides of Ga, In, and As substrate elements.
12 Figure 6 illustrates the C-V hysteresis for Al 2 O 3 (8 nm)/n-In 0.53 Ga 0.47 As MOS capacitors using either Ni/Au or Al as metal gates. Due to the reported "self-cleaning" effect of the ALD process to form the Al 2 O 3 , removal of the interfacial oxide between the Al 2 O 3 and In 0.53 Ga 0.47 As is possible, with improved electrical performance as a result. 30, [36] [37] [38] [39] The charge trapping level estimated for Al 2 O 3 (8 nm)/n-In 0.53 Ga 0.47 As MOS capacitors with no Al 2 O 3 /In 0.53 Ga 0.47 As interface layer, using either high (Ni/Au) or low (Al) work function gates is of a level which is around one order of magnitude lower than the typical interface state density in high-k/In 0.53 Ga 0.47 As MOS system. Table II summaries The use of a thickness series is useful in this respect, as for a trapped charge located in a plane within the oxide or at the oxide/semiconductor interface, the C-V hysteresis DV increases linearly with increasing oxide thickness. This linear relation can be expressed by the following equation:
where t ox is the oxide thickness, e 0 is the vacuum permittivity, and j is the relative permittivity of the oxide. If the charge is distributed throughout the oxide, then DV is proportional to the square of the oxide thickness. 40 The C-V hysteresis DV versus oxide thickness characteristics are shown in Figure 7 for (a) n-type, and (b) p-type, where DV is the estimated at C max /2, and both plots clearly demonstrate a linear dependence of DV on the oxide thickness, supporting the earlier independent indications that the vast majority of the charge trapping occurs in a plane near the oxide/semiconductor interface and is not distributed through the oxide. The gradient of the plot of DV versus the oxide thickness is proportional to the trapped charge and yields values of 2.6 Â 10 12 cm À2 for the n-In 0.53 Ga 0.47 As and 3.6 Â 10 12 cm À2 for the p-In 0.53 Ga 0.47 As MOS structures.
IV. CONCLUSIONS
In this work, charge trapping behaviour in metal/highk/In 0.53 Ga 0.47 As/InP MOS structures with either HfO 2 (5 nm) or Al 2 O 3 (5 nm to 20 nm) ALD deposited high-k oxides was studied using C-V hysteresis measurements in combination with TEM microscopy analysis. The samples studied employed both high work function metal gates (Pt, Pd, Ni/Au) and a low work function metal gate (Al). The high-k/In 0.53 Ga 0.47 As MOS system exhibits both electron and hole trapping, which is predominantly a reversible process. The temporary charge trapping levels, that can be as high as 10 13 cm À2 , were recorded from the C-V hysteresis which is of the same magnitude as, or even greater than, the high-k/In 0.53 Ga 0.47 As interface state density, indicating the importance of C-V hysteresis in the high-k/In 0.53 Ga 0.47 As MOS system. C-V hysteresis is found to increase linearly with the increasing bias in accumulation, and the p-type In 0.53 Ga 0.47 As MOS samples exhibit a larger C-V hysteresis and permanent charge trapping than their n-type In 0.53 Ga 0.47 As counterparts.
Based on TEM analysis, it is observed that the use of an trapping. The C-V hysteresis voltage window (DV) increases linearly with the increasing high-k oxide thickness, with the corresponding trapped charge being independent of the oxide thickness, providing further evidence that the trapped charge is predominantly localised as a line charge (in units in cm À2 ) at or near the high-k/In 0.53 Ga 0.47 As interface. The results presented in this work identify the understanding and engineering of a native oxide interfacial transition layer between the high-k oxide and the In 0.53 Ga 0.47 As surface, as central to reducing C-V hysteresis in the high-k/In 0.53 Ga 0.47 As MOS systems.
